

Amendment to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

Claims 1 to 27. (Canceled).

28. (Previously Presented) An instruction pipeline in a microprocessor, comprising: a plurality of pipeline units, each of the pipeline units configured to process instructions, wherein:

the instructions are distributed in multiple threads for the plurality of pipeline units to process; and

at least one of the plurality of pipeline units is configured to:

receive an instruction from another of the pipeline units;

responsive to the receipt of the instruction:

issue the received instruction to a downstream pipeline unit; and

store a copy of the received instruction; and

subsequent to the issuing of the received instruction, issue to the downstream pipeline unit the copy of the received instruction after a stall occurs in the one of the multiple threads.

29. (Previously Presented) An instruction pipeline in a microprocessor, comprising: at least one upstream pipeline unit configured to issue each of a series of instructions on one of a plurality of instruction threads;

at least one downstream pipeline unit configured to allocate each of the series of instructions on the one of the plurality of instruction threads on which each of the series of instructions were issued; and

an instruction queue,

wherein:

in a first operating mode, the instruction queue is configured to, for each of the series of instructions, responsive to receipt of the instruction:

pass the instruction from the at least one upstream pipeline unit to the

at least one downstream pipeline unit on the one of the plurality of instruction threads on which each of the series of instructions was issued; and

store a copy of the instruction, at least one memory location being dedicated to each of the plurality of instruction threads; and
in a second operating mode the instruction queue is configured to issue to the at least one downstream pipeline unit at least one of the copies on the one of the plurality of instruction threads on which a corresponding at least one of the series of instructions was previously issued.

30. (Currently Amended) ~~[[The]]~~ An instruction pipeline of claim 29 in a microprocessor, comprising:

at least one upstream pipeline unit configured to issue each of a series of instructions on one of a plurality of instruction threads;

at least one downstream pipeline unit configured to allocate each of the series of instructions on the one of the plurality of instruction threads on which each of the series of instructions were issued; and

an instruction queue,

wherein:

in a first operating mode, the instruction queue ~~in the first operating mode~~ is configured to:

for each of the series of instructions, responsive to receipt of the instruction:

pass the instruction from the at least one upstream pipeline unit to the at least one downstream pipeline unit on the one of the plurality of instruction threads on which each of the series of instructions was issued; and

store a copy of the instruction, at least one memory location being dedicated to each of the plurality of instruction threads;

alternate passing the series of instructions on the one of the plurality of instruction threads on which each of the series of instructions was issued when a stall signal is not present on any of the plurality of instruction threads; ~~[[,]]~~
and

when the stall signal is present on one of the plurality of instruction threads, ~~the instruction queue is configured to~~ pass the series of instructions on an other one of the plurality of instruction threads; and

in a second operating mode, the instruction queue is configured to issue to the at least one downstream pipeline unit at least one of the copies on the one of the plurality of instruction threads on which a corresponding at least one of the series of instructions was previously issued.

31. (Previously Presented) The instruction pipeline of claim 29, wherein the at least one upstream pipeline unit is configured to determine the one of the plurality of instruction threads on which to issue each of the series of instructions based the availability of resources on each of the plurality of instruction threads.

32. (Previously Presented) A method of processing instructions in a multi-threaded instruction pipeline, comprising:

issuing, from an upstream pipeline unit, original instructions on one of a plurality of instruction threads;

for each of the issued original instructions, responsive to receipt of the issued original instruction:

storing a copy of the issued original instruction in a queue; and

passing the issued original instruction to a downstream unit on the one of the plurality of instruction threads;

detecting a stall in the one of the plurality of instruction threads; and

after detecting the stall, issuing at least one of the copies from the queue, on the one of the plurality of instruction threads on which the instructions were issued.

33. (Previously Presented) The method according to claim 32, further comprising: maintaining a respective pointer for each of the plurality of instruction threads, wherein the step of issuing the at least one copy includes issuing the at least one of the copies from the queue using the respective pointer for the one of the plurality of instruction threads on which the original instruction was issued.

34. (Previously Presented) The method according to claim 32, further comprising: alternating the issuance of original instructions between each of the plurality of instruction threads.

35. (Previously Presented) The method according to claim 32, further comprising: selecting one of the plurality of instruction threads on which to issue the original instructions based on an availability of resources.

36. (Previously Presented) A microprocessor, comprising:
a multi-threaded instruction pipeline including:

at least one upstream pipeline unit configured to issue an instruction on a selected one of a plurality of threads of the pipeline;

a downstream pipeline unit; and

an instruction queue configured to receive the instruction from the upstream pipeline unit, pass the received instruction to a downstream pipeline unit on the selected one of the plurality of threads, and store a copy of the received instruction, the instruction queue further configured to transmit, on the selected one of the plurality of threads, the copy of the received instruction in an event of a downstream stall on the selected one of the plurality of threads.

37. (Previously Presented) The microprocessor according to claim 36, wherein the at least one upstream pipeline unit includes at least one of a trace cache and a micro-instruction sequencer.

38. (Previously Presented) The microprocessor according to claim 36, wherein the downstream pipeline unit includes an execution unit.

39. (Previously Presented) The microprocessor according to claim 36, wherein the instruction queue is configured to select one of the threads based on available resources.

40. (Previously Presented) The microprocessor according to claim 36, wherein the instruction queue is configured to alternate between the plurality of threads when passing instructions.

41. (Previously Presented) The microprocessor according to claim 36, wherein the instruction queue is configured to pass instructions on one of the threads, and configured to switch to a different one of the threads when a stall is detected on the one of the threads.

42. (Previously Presented) The microprocessor according to claim 36, wherein the instruction queue includes:

a memory device to store copies of received instructions; and

an output multiplexer which is configured, in a first mode of operation, to pass the received instructions from the upstream pipeline unit to the downstream pipeline unit, and which is configured, in a second mode of operation, to issue at least one of the stored instruction copies.